REMARKS

This is a supplemental response to the Office Action mailed on November 30, 2006.

Docket No.: SON-1582

Claims 25-29, 31, 37 and 43-78 are currently pending in this application, with claims 25, 49 and 53 being independent.

No new matter has been added.

Reexamination and reconsideration in light of the following remarks are courteously requested.

Rejection under 35 U.S.C. 102 and 35 U.S.C. 103

Paragraph 6 of the Office Action includes a rejection of claims 6, 25-29, 31, 37 and 43-66 under 35 U.S.C. 103 as allegedly being unpatentable over U.S. Patent No. 4,825,203 issued to Takeda et al. (Takeda) in view of U.S. Patent No. 5,426,447 to Lee.

Paragraph 7 of the Office Action includes a rejection of claims 6 and 25 under 35 U.S.C. 103 as allegedly being unpatentable over U.S. Patent No. 4,745,406 to Hayashi et al. (Hayashi) in view of Lee.

Paragraph 9 of the Office Action includes a rejection of claim 49 under 35 U.S.C. 102 as allegedly being anticipated by Hayashi.

These rejections are traversed at least for the following reasons.

<u>Claims 25-29, 31, 37, 43-48</u> - <u>Claims 26-29, 31, 37, 43-48</u> are dependent upon <u>claim 25</u>. <u>Claim 25</u> is drawn to a liquid crystal display comprising:

a display portion, said display portion having a plurality of gate lines, a plurality of signal lines and a plurality of pixels,

a pixel of said plurality of pixels being located at an intersection of a gate line of said plurality of gate lines and a signal line of said plurality of signal lines; and

a plurality of driver circuits, said plurality of driver circuits including at least one general driver circuit and one remainder driver circuit,

each said at least one general driver circuit having a general driver horizontal shift register circuit and a plurality of general driver circuit output terminals, a general driver circuit output terminal of said plurality of general driver circuit output terminals providing a signal potential to one of said plurality of signal lines,

said remainder driver circuit having a remainder driver horizontal shift register circuit and a plurality of remainder driver circuit output terminals, a remainder driver circuit output terminal of said plurality of remainder driver circuit output terminals providing another signal potential to another of said plurality of signal lines,

the quantity of said remainder driver circuit output terminals being defined as (S – (OP * (DC-1))), "S" being the quantity of said plurality of signal lines, "OP" being the quantity of said general driver circuit output terminals, and "DC" being the quantity of said plurality of driver circuits, and

said quantity of said general driver circuit output terminals being different than said quantity of said remainder driver circuit output terminals.

<u>Takeda</u> - All arguments presented within the Supplemental Appellant's Brief of December 13, 2005 regarding the teachings of <u>Takeda</u> are incorporated herein by reference. Additional arguments are provided hereinbelow.

The Office Action contends throughout that \underline{Takeda} teaches the presence of driver circuits q_1 - q_N .

The Office Action contends throughout that <u>Takeda</u> teaches the presence of driver circuit output terminals Q1, Q2.

However, <u>Takeda fails</u> to disclose, teach, or suggest that each of the driver circuits q_1 - q_N has a horizontal shift register circuit and driver circuit output terminals Q1, Q2.

Instead, <u>Takeda</u> arguably teaches that the basic configuration of the column electrode drive circuit is the same as for the previous embodiments of this invention, <u>with a shift register (31)</u> that outputs signals to each column electrode line corresponding to the display pattern, analog switches (132), (34), condensors (33), (35) and <u>an output buffer amp (36)</u> (Takeda at column 4, lines 29-33).

Thus, <u>Takeda fails</u> to disclose, teach, or suggest each said at least one general driver circuit having a general driver horizontal shift register circuit and a plurality of general driver circuit output terminals, a general driver circuit output terminal of said plurality of general driver circuit output terminals providing a signal potential to one of said plurality of signal lines.

Moreover, <u>Takeda fails</u> to disclose, teach, or suggest said remainder driver circuit having a remainder driver horizontal shift register circuit and a plurality of remainder driver circuit output terminals, a remainder driver circuit output terminal of said plurality of remainder driver circuit output terminals providing another signal potential to another of said plurality of signal lines.

<u>Lee</u> - <u>Lee</u> arguably teaches that, in the external control circuits 12 that are separate from the display 14, sample capacitors 50 receive data from input circuit 64 through <u>shift register 49</u> (Lee at Figure 1, column 4, lines 47-49).

However, <u>Lee fails</u> to disclose, teach, or suggest a plurality of driver circuits, the plurality of driver circuits including at least one general driver circuit and one remainder driver

circuit, wherein each general driver circuit has a general driver horizontal shift register circuit and a plurality of general driver circuit output terminals, and the remainder driver circuit has a remainder driver horizontal shift register circuit and a plurality of remainder driver circuit output terminals.

Thus, <u>Lee fails</u> to disclose, teach, or suggest each said at least one general driver circuit having a general driver horizontal shift register circuit and a plurality of general driver circuit output terminals, a general driver circuit output terminal of said plurality of general driver circuit output terminals providing a signal potential to one of said plurality of signal lines.

Moreover, <u>Lee fails</u> to disclose, teach, or suggest said remainder driver circuit having a remainder driver horizontal shift register circuit and a plurality of remainder driver circuit output terminals, a remainder driver circuit output terminal of said plurality of remainder driver circuit output terminals providing another signal potential to another of said plurality of signal lines.

<u>Hayashi</u> - <u>Hayashi</u> arguably teaches the presence of a shift register 2.

However, <u>Hayashi fails</u> to disclose, teach, or suggest a plurality of driver circuits, the plurality of driver circuits including at least one general driver circuit and one remainder driver circuit, wherein each general driver circuit has a general driver horizontal shift register circuit and a plurality of general driver circuit output terminals, and the remainder driver circuit has a remainder driver horizontal shift register circuit and a plurality of remainder driver circuit output terminals.

Thus, <u>Hayashi fails</u> to disclose, teach, or suggest each said at least one general driver circuit having a general driver horizontal shift register circuit and a plurality of general driver circuit output terminals, a general driver circuit output terminal of said plurality of general driver circuit output terminals providing a signal potential to one of said plurality of signal lines.

Moreover, <u>Hayashi fails</u> to disclose, teach, or suggest said remainder driver circuit having a remainder driver horizontal shift register circuit and a plurality of remainder driver circuit output terminals, a remainder driver circuit output terminal of said plurality of remainder driver circuit output terminals providing another signal potential to another of said plurality of signal lines.

<u>Claims 49-52, 54-66</u> - <u>Claims 50-66</u> are dependent upon <u>claim 49</u>. <u>Claim 49</u> is drawn to a liquid crystal display comprising:

a display portion, said display portion having a plurality of gate lines, a plurality of signal lines and a plurality of pixels,

a pixel of said plurality of pixels being located at an intersection of a gate line of said plurality of gate lines and a signal line of said plurality of signal lines; and

a plurality of driver circuits, each of said plurality of driver circuits having a plurality of driver circuit output terminals,

a driver circuit output terminal of said a plurality of driver circuit output terminals providing a signal potential to a signal line of said plurality of signal lines,

the quantity of said driver circuit output terminals being the same quantity for said each of said plurality of driver circuits, and

the quantity of said driver circuits being defined as N/n, wherein "N" is the quantity of said signal lines and "n" is said quantity of said driver circuit output terminals.

<u>Takeda</u> - All arguments presented within the Supplemental Appellant's Brief of December 13, 2005 regarding the teachings of <u>Takeda</u> are incorporated herein by reference. Additional arguments are provided hereinbelow.

The Office Action contends that $\underline{\text{Takeda}}$ teaches the presence of signal lines 11-b (Office Action at page 8). The Office Action further contends that $\underline{\text{Takeda}}$ teaches the presence of signal lines Q_1 , Q_N (Office Action at page 9). Clarification of what within $\underline{\text{Takeda}}$ is intended to be the signal line is respectfully requested.

The Office Action contends that $\underline{\text{Takeda}}$ teaches the presence of a plurality of driver circuits q_1 - q_N (Office Action at page 9).

The Office Action contends that <u>Takeda</u> teaches the presence of driver circuit output terminals 37 (Office Action at page 9).

Upon review, <u>Takeda fails</u> to disclose, teach, or suggest the quantity of the alleged driver circuits q_1 - q_N being defined as N/n, wherein "N" is the quantity of the alleged signal lines 11-b, Q_1 , Q_N and "n" is the quantity of the alleged driver circuit output terminals 37.

<u>Lee</u> - <u>Lee fails</u> to disclose, teach, or suggest the quantity of said driver circuits being defined as N/n, wherein "N" is the quantity of said signal lines and "n" is said quantity of said driver circuit output terminals.

<u>Hayashi</u> - <u>Hayashi fails</u> to disclose, teach, or suggest the quantity of said driver circuits being defined as N/n, wherein "N" is the quantity of said signal lines and "n" is said quantity of said driver circuit output terminals.

<u>Claim 53</u> - Claim 53 is drawn to a display according to claim 49, wherein said quantity of said driver circuit output terminals is set to a power of 2.

<u>Takeda</u> - All arguments presented within the Supplemental Appellant's Brief of December 13, 2005 regarding the teachings of <u>Takeda</u> are incorporated herein by reference. Additional arguments are provided hereinbelow.

The Office Action identifies item 37 of <u>Takeda</u> as a plurality of driver circuit output terminals (Office Action at page 9). In this regard, <u>Takeda</u> arguably teaches the presence of a gate circuit 37 (Takeda at Figure 1(A)).

However, <u>Takeda fails</u> to disclose, teach, or suggest the quantity of gate circuits 37 being set to a power of 2.

<u>Lee</u> - <u>Lee fails</u> to disclose, teach, or suggest a quantity of driver circuit output terminals being set to a power of 2.

<u>Hayashi</u> - <u>Hayashi fails</u> to disclose, teach, or suggest a quantity of driver circuit output terminals being set to a power of 2.

Withdrawal of these rejections and allowance of the claims is respectfully requested.

Conclusion

For the foregoing reasons, all the claims now pending in the present application are allowable, and the present application is in condition for allowance.

Therefore, this response is believed to be a complete response to the Office Action.

Applicants reserve the right to set forth further arguments supporting the patentability of their claims, including the separate patentability of the dependent claims not explicitly addressed herein, in future papers.

There is no concession as to the veracity of Official Notice, if taken in any Office Action. An affidavit or document should be provided in support of any Official Notice taken. 37 CFR 1.104(d)(2), MPEP § 2144.03. See also, *Ex parte Natale*, 11 USPQ2d 1222, 1227-1228 (Bd. Pat. App. & Int. 1989)(failure to provide any objective evidence to support the challenged use of Official Notice constitutes clear and reversible error).

Accordingly, favorable reexamination and reconsideration of the application in light of the remarks is courteously solicited.

Extensions of time

Please treat any concurrent or future reply, requiring a petition for an extension of time

under 37 C.F.R. §1.136, as incorporating a petition for extension of time for the appropriate length

of time.

Fees

The Commissioner is hereby authorized to charge all required fees, fees under 37 C.F.R.

§1.17, or all required extension of time fees. If any fee is required or any overpayment made, the

Commissioner is hereby authorized to charge the fee or credit the overpayment to Deposit Account

18-0013.

If the Examiner has any comments or suggestions that could place this application in

even better form, the Examiner is requested to telephone Brian K. Dutton, Reg. No. 47,255, at 202-

955-8753.

Dated: October 26, 2007

Respectfully submitted,

Ronald P. Kananen

Registration No.: 24,104

Brian K. Dutton

Registration No.: 47,255

RADER, FISHMAN & GRAUER PLLC Correspondence Customer Number: 23353

Docket No.: SON-1582

Attorney for Applicant